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Recently spin-transistors receive considerable attention as a highly-functional building block of future 
integrated circuits. In order to realize spin-transistors, it is essential that technology of efficient spin 
injection/detection for semiconductor channel is established. However, this is not so easy challenge owing to 
ferromagnet/semiconductor-interface-related several problems. In this paper, we demonstrate 
pseudo-spin-MOSFET (PS-MOSFET) architecture that is a new circuit approach using an ordinary MOSFET 
and magnetic tunnel junction (MTJ) to reproduce the functions of spin transistors [1]. 
Figure 1 shows the circuit configuration of PS-MOSFET. A MTJ connected to the source of a MOSFET 
feeds back its voltage drop to the gate, and the degree of negative feedback depends on the resistance states of 
the MTJ. Therefore, the actual input bias VGS0 and also substrate (body-source) bias VBS0 can be varied by the 
magnetization configurations of the MTJ even under a constant gate bias (VG) condition. Therefore, the 
PS-MOSFET can possess high and low current drivabilities that are controlled by the magnetization 
configurations of the MTJ, as shown in Fig 2(a). In addition, magnetic-field-free current-induced magnetization 
switching (CIMS) for the MTJ can be established by increasing VG (Fig. 2(b)). Thus, the PS-MOSFET can 
reproduce the spin-transistor behavior and would be the most promising spin-transistor based on present MRAM 
technology. Figure 2(c) shows output characteristics in the case that a MTJ is connected to the drain of an 
ordinary MOSFET. The differences in the drain currents between parallel and antiparallel magnetization 
configurations are tiny for this circuit configuration owing to the lack of the feedback effect. 
In order to demonstrate spin-transistor action of PS-MOSFET, a prototype PS-MOSFET was fabricated using 
a MTJ with a full-Heusler alloy (Co2FeAl; CFA) electrode and MgO tunnel barrier, as shown in Fig. 3. In our 
study, the bottom-gate MOSFET structure with a SOI substrate was employed for simplicity, in which the buried 
oxide (BOX) and Si substrate were used as a gate dielectrics and gate electrode, respectively. The fabrication 
procedures are as follows: A p-type 100-nm-thick (001) SOI wafer was used as a substrate. The SOI thickness 
was reduced to 20 nm by thermal oxidation of the SOI layer. The channel and source/drain regions were defined 
by the SiO2 layer patterned as a hard mask, and then n-type impurity (P) was thermally doped into the 
source/drain region. The physical channel length and width of the fabricated PS-MOSFET were 10 μm and 110 
μm, respectively. 
A spin-valve-type MTJ was fabricated on the thermally-grown atomically-flat SiO2 layer adjacent to the 
source region. Firstly, a Ru(7nm) / IrMn(12nm) / CoFe(3nm) / MgO(1.5nm) /CFA(20nm) multilayer was 
deposited by RF sputtering at room temperature on the SiO2 layer using a 10-nm-thick MgO buffer layer. 
Subsequently, post-annealing treatment was performed at 300°C for quality improvement of ordering structure in 
the CFA film. After this treatment, the CFA film exhibited highly (001)-oriented and B2-ordered structure. 
During the post-annealing, a magnetic field was applied to the sample for sufficient exchange biasing. Then, the 
multilayer film was formed into a rectangular shape of 20 × 50 μm2.  
Figure 4 shows the resistance value of the fabricated MTJ in the antiparallel and parallel magnetization 
configurations as a function of bias voltage. The MTJ exhibited clear exchange-biased TMR characteristics and a 
relatively high tunneling magnetoresistance (TMR) ratio of 62 % at room temperature, as shown in Fig. 5. Figure 
6 shows the output characteristics of the fabricated PS-MOSFET. Non-saturation behavior in the output 
characteristics can be attributed to source junction leakage and gate leakage currents that were caused by 
unoptimized ion milling process for the MTJ. However, the field-effect transistor behavior was clearly observed. 
The drain current (IDP) in parallel magnetization was higher than that (IDAP) in antiparallel magnetization, 
indicating that the PS-MOSFET can operate as a spin-transistor. Figure 7 shows the drain current as a function of 
magnetic field. The drain current well reflects the resistance change of the MTJ. A magnetocurrent ratio γMC 
(=(IDP-IDAP)/IDAP) of 15.2 % was achieved at drain bias VD of 0.5V and gate bias VG of 5V. Figure 8 shows γMC as 
a function of VD. γMC increased with decreasing VD and increased with increasing VG. 
Nonvolatile logic devices such as nonvolatile flip-flop (NV-FF) and nonvolatile SRAM (NV-SRAM) are one 
of the most important applications for PS-MOSFETs. NV-SRAM can be simply configured by connecting two 
PS-MOSFETs to the storage nodes of a standard SRAM cell, as shown in Fig. 9. NV-FF can be also configured 
in the same manner. These nonvolatile devices cell can be shut down without losing its logic information [1]. 
PS-MOSFETs would be a key device for power-gating architecture. 
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Fig. 1: Circuit configuration
of proposed PS-MOSFET. 
 
Fig. 3: (a) Schematic side view of a fabricated PS-MOSFET. (b) Photograph of the fabricated PS-MOSFET. 
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Fig. 4: Junction resistance as a function
of applied voltage for the fabricated MTJ
in the parallel and antiparallel
magnetization configurations. 
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Fig. 5: Junction resistance as a function
of magnetic field with applied bias
voltage of 10mV. 
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Fig. 6: Output characteristics of the
fabricated PS-MOSFET. The drain
currents are plotted as a function of drain
bias VD, where gate bias VG varies from
0 to 5 V in steps of 1V. Solid and broken
curves show the drain currents in the
parallel and antiparallel magnetization
configurations, respectively. 
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Fig. 7: Drain current as a function of 
magnetic field for the fabricated 
PS-MOSFET with VD=0.5V and 
VG=5.0V. 
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Fig. 8: Magnetocurrent ratio as a 
function of VD, where VG varies from 0 
to 5 V in steps of 1V. 
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Fig. 9: Circuit configuration of nonvolatile
SRAM using PS-MOSFETs that is
applicable to ideal power-gating
architecture. 
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Fig. 2: (a) Simulated output characteristics of a PS-MOSFET with MTJ parameters of RP=5kΩ,
TMR=100%, VC=0.5V, and Vhalf=0.5V (whose notations are described in Ref. [1]). (b) CIMS
behavior of the PS-MOSFET. (c) Output characteristics in the case that MTJ is connected to the
drain of an ordinary MOSFET. 
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